代码库

Multi-platform nightly builds of open source digital design and verification tools
Shell
Project Apicula 🐝: bitstream documentation for Gowin FPGAs
Python
Yosys Open SYnthesis Suite
C++
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog