代码库

Project Apicula 🐝: bitstream documentation for Gowin FPGAs
Python
Yosys Open SYnthesis Suite
C++
PicoRV32 - A Size-Optimized RISC-V CPU
Verilog